Author of the publication

An Optimized Low-Power Band-Tuning TX for Short-Range FMCW Radar in 22-nm FDSOI CMOS.

, , , and . ESSCIRC, page 467-470. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Experimental Verification of the Impact of Analog CMS on CIS Readout Noise., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (3): 774-784 (2020)Design and Applications of Approximate Circuits by Gate-Level Pruning., , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (5): 1694-1702 (2017)A 1.5-V 75-dB dynamic range third-order Gm-C filter integrated in a 0.18-μm standard digital CMOS process., and . IEEE J. Solid State Circuits, 38 (7): 1189-1197 (2003)Design of high-Q varactors for low-power wireless applications using a standard CMOS process., , , and . IEEE J. Solid State Circuits, 35 (3): 337-345 (2000)A micropower class-AB CMOS log-domain filter for DECT applications., and . IEEE J. Solid State Circuits, 36 (7): 1067-1075 (2001)A 1.2 V BiCMOS companding current-mode integrator for ΣΔ-modulators., and . ICECS, page 235-238. IEEE, (1996)An injection-locking based programmable fractional frequency divider with 0.2 division step for quantization noise reduction., , and . ESSCIRC, page 233-236. IEEE, (2013)A 60 GHz QDCO with 11 GHz Seamless Tuning for Low-Power FMCW Radars in 22-nm FDSOI., , , and . ESSCIRC, page 291-294. IEEE, (2021)A low-power programmable dynamic frequency divider., , and . ESSCIRC, page 370-373. IEEE, (2008)Parsimonious Circuits for Error-Tolerant Applications through Probabilistic Logic Minimization., , , and . PATMOS, volume 6951 of Lecture Notes in Computer Science, page 204-213. Springer, (2011)