Author of the publication

Analysis of High-Speed Logic Families.

, and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 2-10. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MDSP: A High-Performance Low-Power DSP Architecture., , and . PATMOS, volume 2451 of Lecture Notes in Computer Science, page 35-44. Springer, (2002)Heterogeneous Clustered Processors: Organisation and Design.. Euro-Par, volume 1685 of Lecture Notes in Computer Science, page 1296-1300. Springer, (1999)Glitch-free discretely programmable clock generation on chip., , and . ISCAS (2), page 1839-1842. IEEE, (2005)The Holy Grail of Holistic Low-Power Design.. PATMOS, volume 4148 of Lecture Notes in Computer Science, page 671. Springer, (2006)Limits to performance spread tuning using adaptive voltage and body biasing., , and . ISCAS (1), page 5-8. IEEE, (2005)How to determine the necessity for emerging solutions., , , , , and . DAC, page 274-275. ACM, (2005)Analysis of High-Speed Logic Families., and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 2-10. Springer, (2003)Technology exploration for adaptive power and frequency scaling in 90nm CMOS., , and . ISLPED, page 14-19. ACM, (2004)Asynchronous First-in First-out Queues., and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 178-186. Springer, (2000)A 260ps Quasi-static ALU in 90nm CMOS., and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 372-380. Springer, (2004)