( en | de | ru )

 

Disambiguation of "Cortadella, Jordi"

Author of the publication

copydeleteadd this publication to your clipboard
Technology Mapping for Speed-Independent Circuits: Decomposition and Resynthesis.

, , , , and . ASYNC, page 240-253. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander Jording

Guido Jordine

Jordi Serangeli

Jordi Serratosa

Ulrich Jordi

 

Other publications of authors with the same name

SafeRazor: Metastability-Robust Adaptive Clocking in Resilient Circuits., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (9): 2238-2247 (2015)Computing the full quotient in bi-decomposition by approximation., , , and . DATE, page 580-585. IEEE, (2020)A Boolean Rule-Based Approach for Manufacturability-Aware Cell Routing., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (3): 409-422 (2014)Petri Net Analysis Using Boolean Manipulation., , , and . Application and Theory of Petri Nets, volume 815 of Lecture Notes in Computer Science, page 416-435. Springer, (1994)State-Based Encoding of Large Asynchronous Controllers., and . IEEE Access, (2018)Automatic microarchitectural pipelining., , , and . DATE, page 961-964. IEEE Computer Society, (2010)RTL-Aware Dataflow-Driven Macro Placement., , , , and . DATE, page 186-191. IEEE, (2019)Time elastic digital systems and Petri Nets., and . ACSD, page 1-2. IEEE, (2008)Working-zone encoding for reducing the energy in microprocessor address buses., , and . IEEE Trans. Very Large Scale Integr. Syst., 6 (4): 568-572 (1998)Synthesis of synchronous elastic architectures., , and . DAC, page 657-662. ACM, (2006)