Author of the publication

2-GHz 2×VDD 28-nm CMOS Digital Output Buffer with Slew Rate Auto-Adjustment Against Process and Voltage Variations.

, , , , and . J. Circuits Syst. Comput., 29 (6): 2050088:1-2050088:17 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A PLC transceiver design of in-vehicle power line in FlexRay-based automotive communication systems., , and . ICCE, page 309-310. IEEE, (2012)A Battery Interconnect Module with high voltage transceiver using 0.25 µm 60V BCD process for Battery Management Systems., , , and . ISOCC, page 1-4. IEEE, (2012)A frequency-shift readout system with offset cancellation OPA for portable devices of marijuana detection., , and . ICCE, page 1-2. IEEE, (2018)Fuzzy data recall using polynomial bidirectional hetero-correlator., and . SMC, page 1940-1945. IEEE, (1998)One-Time-Implantable Spinal Cord Stimulation System Prototype., , , and . IEEE Trans. Biomed. Circuits Syst., 5 (5): 490-498 (2011)An SRAM design using dual threshold voltage transistors and low-power quenchers., , and . IEEE J. Solid State Circuits, 38 (10): 1712-1720 (2003)Design of an Inter-plane Circuit for Clocked PLAs., , , and . VLSI Design, 14 (4): 373-381 (2002)An 80MHz PLL with 72.7ps peak-to-peak jitter., , , and . Microelectron. J., 38 (6-7): 716-721 (2007)Wide-range CTAT and PTAT sensors with second-order calibration for on-chip thermal monitoring., , and . Microelectron. J., 46 (9): 819-824 (2015)A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset., , , and . J. Signal Process. Syst., 64 (3): 351-359 (2011)