( en | de | ru )

 

Disambiguation of "Berekovic, Mladen"

Author of the publication

copydeleteadd this publication to your clipboard
Static Allocation of Basic Blocks Based on Runtime and Memory Requirements in Embedded Real-Time Systems with Hierarchical Memory Layout.

, and . NG-RES@HiPEAC, volume 87 of OASIcs, page 3:1-3:14. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mladen Berekovic

Mladen Predi

Mladen Boreli

Mladen Mladenov

Mladen Panovic

 

Other publications of authors with the same name

Echtzeitfähige Ethernet-Kommunikation in automobilen Multicore-Systemen mit hierarchischem Speicherlayout., , and . Echtzeit, page 83-92. Springer, (2021)StreamGrid - An AXI-Stream-Compliant Overlay Architecture., , , and . ARC, volume 12700 of Lecture Notes in Computer Science, page 156-170. Springer, (2021)Practical Trustworthiness Model for DNN in Dedicated 6G Application., , , , , , and . WiMob, page 312-317. IEEE, (2023)Static Allocation of Basic Blocks Based on Runtime and Memory Requirements in Embedded Real-Time Systems with Hierarchical Memory Layout., and . NG-RES@HiPEAC, volume 87 of OASIcs, page 3:1-3:14. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2021)Protecting Vulnerable Road Users: Semantic Video Analysis for Accident Prediction., , , , , , and . SSCI, page 463-469. IEEE, (2023)Hardware-Accelerated Index Construction for Semantic Web., , , , , , and . FPT, page 278-281. IEEE, (2018)Reconfigurable Edge Hardware for Intelligent IDS: Systematic Approach., , , , , , and . CoRR, (2024)FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?, , , , , and . ACM Trans. Reconfigurable Technol. Syst., 16 (4): 60:1-60:32 (December 2023)Architecture of a coprocessor module for image compositing., and . ICECS, page 203-206. IEEE, (1998)An algorithm-hardware-system approach to VLIW multimedia processors., , and . MMSP, page 433-438. IEEE, (1997)