Author of the publication

A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS.

, , , , and . CICC, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Rethinking DC-DC converter design constraints for adaptable systems that target the minimum-energy point., , , , and . ISLPED, page 383-388. IEEE, (2013)A 3.15pJ/cyc 32-bit RISC CPU with timing-error prevention and adaptive clocking in 28nm CMOS., , , , and . CICC, page 1-4. IEEE, (2014)A fully integrated self-oscillating switched-capacitor DC-DC converter for near-threshold loads., , , and . A-SSCC, page 1-4. IEEE, (2015)Fully integrated DC-DC converter and a 0.4V 32-bit CPU with timing-error prevention supplied from a prototype 1.55V Li-ion battery., , , , , , and . VLSIC, page 320-. IEEE, (2015)How low energy is bluetooth low energy? Comparative measurements with ZigBee/802.15.4., , , and . WCNC Workshops, page 232-237. IEEE, (2012)Implementing Minimum-Energy-Point Systems With Adaptive Logic., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (4): 1247-1256 (2016)A 0.4-0.9V, 2.87pJ/cycle Near-Threshold ARM Cortex-M3 CPU with In-Situ Monitoring and Adaptive-Logic Scan., , , , , , , , , and 1 other author(s). COOL CHIPS, page 1-3. IEEE, (2020)