( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Exhaustive and Systematic Accuracy Verification and Enhancement of STI Stress Compact Model for General Realistic Layout Patterns.

, , , , , , и . IEICE Trans. Electron., 93-C (8): 1349-1358 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Kumashiro, Shigetaka
add a person with the name Kumashiro, Shigetaka
 

Другие публикации лиц с тем же именем

Correlation method of circuit-performance and technology fluctuations for improved design reliability., , , , , , , , , и . ASP-DAC, стр. 39-44. ACM, (2001)MOSFET harmonic distortion analysis up to the non-quasi-static frequency regime., , , , , , , , , и . CICC, стр. 827-830. IEEE, (2005)Circuit Simulation Models for Coming MOSFET Generations., , , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (4): 740-748 (2002)A predictable compact model for non-monotonous Vth-Pelgrom plot of long channel halo-implanted transistors.. ISQED, стр. 391-397. IEEE, (2013)Temperature-independence-point properties for 0.1μm-scale pocket-implant technologies and the impact on circuit design., , , , , , , , , и . ASP-DAC, стр. 179-183. ACM, (2003)Accurate analysis of substrate sensitivity of active transistors in an analog circuit., , , , , , , , и . ISQED, стр. 56-61. IEEE, (2011)Exhaustive and Systematic Accuracy Verification and Enhancement of STI Stress Compact Model for General Realistic Layout Patterns., , , , , , и . IEICE Trans. Electron., 93-C (8): 1349-1358 (2010)Ultra Long-term Measurement Results of BTI-induced Aging Degradation on 7-nm Ring Oscillators., , , , , , , и . IRPS, стр. 1-7. IEEE, (2023)HiSIM-RP: A reverse-profiling based 1st principles compact MOSFET model and its application to variability analysis of 90nm and 40nm CMOS., , , , и . ISQED, стр. 553-560. IEEE, (2012)Test-circuit-based extraction of inter- and intra-chip MOSFET-performance variations for analog-design reliability., , , , , , , , и . CICC, стр. 357-360. IEEE, (2001)