( en | de | ru )

 

Disambiguation of "Reshadi, Mehrdad"

Author of the publication

copydeleteadd this publication to your clipboard
Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (12): 2904-2918 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mehrdad Babazadeh

Mehrdad Sobhani

Mehrdad Babazadeh

Mehrdad Maneshkarimi

Mehrdad Babazadeh

 

Other publications of authors with the same name

C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)., , and . DAC, page 72-75. ACM, (2008)Generic netlist representation for system and PE level design exploration., , , and . CODES+ISSS, page 282-287. ACM, (2006)Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation., and . DATE, page 786-791. IEEE Computer Society, (2005)Fast and efficient voltage scheduling by evolutionary slack distribution., , , , and . ASP-DAC, page 659-662. IEEE Computer Society, (2004)Multidimensional dynamic behavior in mobile computing., and . IISWC, page 113-115. IEEE Computer Society, (2012)Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation., , and . ACM Trans. Embed. Comput. Syst., 8 (3): 20:1-20:27 (2009)Memory access optimizations in instruction-set simulators., and . CODES+ISSS, page 237-242. ACM, (2005)A cycle-accurate compilation algorithm for custom pipelined datapaths., and . CODES+ISSS, page 21-26. ACM, (2005)Designing a custom architecture for DCT using NISC technology., , and . ASP-DAC, page 116-117. IEEE, (2006)Reducing Compilation Time Overhead in Compiled Simulators., and . ICCD, page 151-. IEEE Computer Society, (2003)