( en | de | ru )

 

Disambiguation of "Bhaduri, Purandar"

Author of the publication

copydeleteadd this publication to your clipboard
Synthesis of Synchronous Interfaces.

, and . ACSD, page 208-216. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Biswajit Bhaduri

Chittaranjan Bhaduri

 

Other publications of authors with the same name

Axiomatization of if-then-else over possibly non-halting programs and tests., , and . CoRR, (2016)An energy-efficient time-triggered scheduling algorithm for mixed-criticality systems., and . Des. Autom. Embed. Syst., 24 (2): 79-109 (2020)Interface synthesis and protocol conversion., and . Formal Aspects Comput., 20 (2): 205-224 (2008)Characterizing feedback signal drop patterns in formal verification of networked control systems., , , and . CACSD, page 13-18. IEEE, (2013)Modeling Fixed Priority Non-Preemptive Scheduling with Real-Time Calculus., and . RTCSA, page 387-392. IEEE Computer Society, (2008)Translation Validation of Code Motion Transformations Involving Loops., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (7): 1378-1382 (2019)Probabilistic model checking of IEEE 802.11 IBSS power save mode., , and . Int. J. Wirel. Mob. Comput., 7 (5): 465-474 (2014)Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study., and . CAV, volume 1633 of Lecture Notes in Computer Science, page 84-95. Springer, (1999)Formalizing Models and Meta-models for System Development., , and . APSEC, page 155-. IEEE Computer Society, (2001)Translation Validation of Loop Invariant Code Optimizations Involving False Computations., , and . VDAT, volume 711 of Communications in Computer and Information Science, page 767-778. Springer, (2017)