( en | de | ru )

 

Disambiguation of "Hu, Jingtong"

Author of the publication

copydeleteadd this publication to your clipboard
Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors.

, , , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 79:1-79:25 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Hu

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

 

Other publications of authors with the same name

Write Activity Minimization for Nonvolatile Main Memory Via Scheduling and Recomputation., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (4): 584-592 (2011)Virtual-machine metadata optimization for I/O traffic reduction in mobile virtualization., , , , , and . NVMSA, page 1-2. IEEE, (2014)Loop scheduling and assignment to minimize energy while hiding latency for heterogeneous multi-bank memory., , , , , and . FPL, page 459-462. IEEE, (2008)Minimizing Access Cost for Multiple Types of Memory Units in Embedded Systems Through Data Allocation and Scheduling., , , , , and . IEEE Trans. Signal Process., 60 (6): 3253-3263 (2012)CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (7): 2153-2163 (2017)Lightweight Run-Time Working Memory Compression for Deployment of Deep Neural Networks on Resource-Constrained MCUs., , , , and . ASP-DAC, page 607-614. ACM, (2021)Federated Contrastive Learning for Dermatological Disease Diagnosis via On-device Learning (Invited Paper)., , , , , , , and . ICCAD, page 1-7. IEEE, (2021)Developing a Miniature Energy-Harvesting-Powered Edge Device with Multi-Exit Neural Network., , , , , and . ISCAS, page 1-5. IEEE, (2021)On the Design of Time-Constrained and Buffer-Optimal Self-Timed Pipelines., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (8): 1515-1528 (2019)Heterogeneous FPGA-Based Cost-Optimal Design for Timing-Constrained CNNs., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (11): 2542-2554 (2018)