( en | de | ru )

 

Disambiguation of "Jou, Jing-Yang"

Author of the publication

copydeleteadd this publication to your clipboard
Multiple-Fault Diagnosis Using Faulty-Region Identification.

, , , and . VTS, page 123-128. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jing Yang

Jing-Mao Yang

Nabil Al-Jou Jou

Yuanyuan Jing

Guangmei Jing

 

Other publications of authors with the same name

A read-write aware DRAM scheduling for power reduction in multi-core systems., , , and . ASP-DAC, page 604-609. IEEE, (2014)A power driven two-level logic optimizer., and . ASP-DAC, page 113-116. IEEE, (1997)A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication., , , and . ASP-DAC, page 600-605. IEEE, (2006)An observability measure to enhance statement coverage metric for proper evaluation of verification completeness., , and . ASP-DAC, page 323-326. ACM Press, (2005)Multi-Project System-on-Chip (MP-SoC): A Novel Test Vehicle for SoC Silicon Prototyping., , , , , , , , , and 1 other author(s). SoCC, page 137-140. IEEE, (2006)An efficient logic extraction algorithm using partitioning and circuit encoding., , , and . ISCAS (5), page 249-252. IEEE, (2004)An Improved AVPG Algorithm for SoC Design Verification Using Port Order Fault Model., , and . Asian Test Symposium, page 431-436. IEEE Computer Society, (2001)Hierarchical Floorplan Design on the Internet., , and . ASP-DAC, page 189-192. IEEE Computer Society, (1999)An iterative area/performance trade-off algorithm for LUT-based FPGA technology mapping., , and . ICCAD, page 13-17. IEEE Computer Society / ACM, (1996)Functional test generation for finite state machines., and . ITC, page 162-168. IEEE Computer Society, (1990)