Author of the publication

Comparative Area and Parasitics Analysis in FinFET and Heterojunction Vertical TFET Standard Cells.

, , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 12 (4): 38:1-38:23 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High visual quality anaglyph production., , , and . ICDIP, volume 8878 of SPIE Proceedings, page 88783H. SPIE, (2013)Point set surface compression based on shape pattern analysis., , , and . Multimedia Tools Appl., 76 (20): 20545-20565 (2017)Redundancy-bandwidth scalable techniques for signal-independent element transition rates in high-speed current-steering DACs., , and . I. J. Circuit Theory and Applications, 46 (5): 1006-1027 (2018)ROBIN: Monolithic-3D SRAM for Enhanced Robustness with In-Memory Computation Support., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (7): 2533-2545 (2019)Estimation of Sunlight Direction Using 3D Object Models., , and . IEEE Trans. Image Process., 24 (3): 932-942 (2015)STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS., , , , , , , , and . IEEE J. Solid State Circuits, 55 (2): 465-477 (2020)STICKER-T: An Energy-Efficient Neural Network Processor Using Block-Circulant Algorithm and Unified Frequency-Domain Acceleration., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 56 (6): 1936-1948 (2021)IAA: Incidental Approximate Architectures for Extremely Energy-Constrained Energy Harvesting Scenarios using IoT Nonvolatile Processors., , , , , , , and . IEEE Micro, 38 (4): 11-19 (2018)Nonvolatile Processor Architectures: Efficient, Reliable Progress with Unstable Power., , , , , , , , and . IEEE Micro, 36 (3): 72-83 (2016)Indoor-outdoor image classification using mid-level cues., and . APSIPA, page 1-5. IEEE, (2013)