( en | de | ru )

 

Disambiguation of "Vijaykrishnan, Narayanan"

Author of the publication

copydeleteadd this publication to your clipboard
Analyzing software influences on substrate noise: an ADC perspective.

, , and . ICCAD, page 916-922. IEEE Computer Society / ACM, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

Influence of compiler optimizations on system power., , , and . DAC, page 304-307. ACM, (2000)Modeling steep slope devices: From circuits to architectures., , , , , , and . DATE, page 1-6. European Design and Automation Association, (2014)Design space exploration of workload-specific last-level caches., , , , and . ISLPED, page 243-248. ACM, (2012)A low latency router supporting adaptivity for on-chip interconnects., , , , and . DAC, page 559-564. ACM, (2005)Design and analysis of an NoC architecture from performance, reliability and energy perspective., , , , and . ANCS, page 173-182. ACM, (2005)Fine-to-Coarse Object Classification of Very Large Images., and . ICIP, page 3498-3502. IEEE, (2023)Leakage Energy Management in Cache Hierarchies., , , , , , and . IEEE PACT, page 131-140. IEEE Computer Society, (2002)Improving energy efficiency of multi-threaded applications using heterogeneous CMOS-TFET multicores., , , , , and . ISLPED, page 247-252. IEEE/ACM, (2011)Power-efficient implementation of turbo decoder in SDR system., , , and . SoCC, page 119-122. IEEE, (2004)ChipPower: an architecture-level leakage simulator., , , , and . SoCC, page 395-398. IEEE, (2004)