( en | de | ru )

 

Disambiguation of "Fujita, Masahiro"

Author of the publication

copydeleteadd this publication to your clipboard
Signal Selection Methods for Efficient Multi-Target Correction.

, , and . ISCAS, page 1-5. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toko Fujita

Masahiro Noguchi

Buntaro Fujita

Masahiro Ogawa

Masahiro Yoshida

 

Other publications of authors with the same name

Accelerating Tsunami simulation with FPGA and GPU through automatic compilation.. ACWR, page 79. ACM, (2011)Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths.. ACM Trans. Design Autom. Electr. Syst., 10 (4): 610-626 (2005)Tokio: Logic Programming Language Based on Temporal Logic and its Compilation to Prolog., , , and . ICLP, volume 225 of Lecture Notes in Computer Science, page 695-709. Springer, (1986)Program Slicing of Hardware Description Languages., , , , , and . CHARME, volume 1703 of Lecture Notes in Computer Science, page 298-312. Springer, (1999)SDR-4X II: A Small Humanoid as an Entertainer in Home Environment., , , , and . ISRR, volume 15 of Springer Tracts in Advanced Robotics, page 355-364. Springer, (2003)Improving polynomial datapath debugging with HEDs., , , , and . ETS, page 1-6. IEEE, (2014)Automated data analysis techniques for a modern silicon debug environment., , , and . ASP-DAC, page 298-303. IEEE, (2012)Post-silicon patching for verification/debugging with high-level models and programmable logic., and . ASP-DAC, page 232-237. IEEE, (2012)Formally analyzing fault tolerance in datapath designs using equivalence checking., , , and . ASP-DAC, page 133-138. IEEE, (2016)Analysis and testing on delays with two time frames.. VLSI-SoC, page 13-18. IEEE, (2015)