( en | de | ru )

 

Disambiguation of "López-Martín, Antonio J."

Author of the publication

copydeleteadd this publication to your clipboard
Multiple operating points in a square-root domain first-order filter.

, , , and . Int. J. Circuit Theory Appl., 35 (1): 71-91 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Antonio López

Antonio López-Méndez

Martín Aguilera López

Juan Antonio Cuéllar López

Marta Martín López

 

Other publications of authors with the same name

Low-Voltage Universal Cell (LVUC): A Compact Analog/Digital Logic Block for Mixed Signal FPGAs., , , , and . CICC, page 1-4. IEEE, (2006)A tunable highly linear CMOS transconductor with 80 dB of SFDR., , , , , and . Integr., 42 (3): 277-285 (2009)Power Efficient Simple Technique to Convert a Reset-and-Hold Into a True-Sample-and-Hold Using an Auxiliary Output Stage., , , , , and . IEEE Access, (2020)A free but efficient low-voltage class-AB two-stage operational amplifier., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (7): 568-571 (2006)New low-voltage class AB/AB CMOS op amp with rail-to-rail input/output swing., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (4): 289-293 (2006)New low-Voltage fully programmable CMOS triangular/trapezoidal function Generator circuit., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (10): 2033-2042 (2005)A compact tunable CMOS transconductor with high linearity., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 52-II (2): 82-84 (2005)Highly linear programmable balanced current scaling technique in moderate inversion., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (4): 283-285 (2006)CMOS Transconductors With Continuous Tuning Using FGMOS Balanced Output Current Scaling., , , and . IEEE J. Solid State Circuits, 43 (5): 1313-1323 (2008)Compact implementation of linear weighted CMOS transconductance adder based on the flipped voltage follower., , , , and . ISCAS, IEEE, (2006)