( en | de | ru )

 

Disambiguation of "Yoshioka, Kentaro"

Author of the publication

copydeleteadd this publication to your clipboard
A 20ch TDC/ADC hybrid SoC for 240×96-pixel 10%-reflection <0.125%-precision 200m-range imaging LiDAR with smart accumulation technique.

, , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 92-94. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kentaro Harada

Kentaro Kusumi

Riohei Yoshioka

Kentaro Azuma

Kentaro Zens

 

Other publications of authors with the same name

An 802.11ax 4 × 4 High-Efficiency WLAN AP Transceiver SoC Supporting 1024-QAM With Frequency-Dependent IQ Calibration and Integrated Interference Analyzer., , , , , , , , , and 18 other author(s). IEEE J. Solid State Circuits, 53 (12): 3688-3699 (2018)VCO-Based Comparator: A Fully Adaptive Noise Scaling Comparator for High-Precision and Low-Power SAR ADCs.. IEEE Trans. Very Large Scale Integr. Syst., 29 (12): 2143-2152 (2021)HALO-CAT: A Hidden Network Processor with Activation-Localized CIM Architecture and Layer-Penetrative Tiling., , , , and . CoRR, (2023)PhaseMAC: A 14 TOPS/W 8bit GRO Based Phase Domain MAC Circuit for in-Sensor-Computed Deep Learning Accelerators., , , , , , and . VLSI Circuits, page 263-264. IEEE, (2018)A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR., , , , , , , , , and 8 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)Revisiting LiDAR Spoofing Attack Capabilities against Object Detection: Improvements, Measurement, and New Attack., , , , , and . CoRR, (2023)A 4.6-400 K Functional Ringamp-Based 250 MS/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration., , , and . IEEE J. Solid State Circuits, 59 (3): 740-752 (March 2024)A 4-10 bit, 0.4-1 V Power Supply, Power Scalable Asynchronous SAR-ADC in 40 nm-CMOS with Wide Supply Voltage Range SAR Controller., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (2): 443-452 (2013)28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique., , , , , , , , and . ISSCC, page 478-479. IEEE, (2017)Digital Amplifier: A Power-Efficient and Process-Scaling Amplifier for Switched Capacitor Circuits., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2575-2586 (2019)