( en | de | ru )

 

Disambiguation of "Hu, Jiang"

Author of the publication

copydeleteadd this publication to your clipboard
APOLLO: An Automated Power Modeling Framework for Runtime Power Introspection in High-Volume Commercial Microprocessors.

, , , , , , , , , and . MICRO, page 1-14. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Hu

Ruguo Hu

Shouyun Hu

Zaijun Hu

Bing Hu

 

Other publications of authors with the same name

A New Method to Determine the Optimal Thin Layer Ionospheric Height and Its Application in the Polar Regions., , , , , , , and . Remote. Sens., 13 (13): 2458 (2021)Breaking Analog Locking Techniques., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (10): 2157-2170 (2020)Modeling and Evaluating Full-Cycle Natural Gait Detection Based on Human Electrostatic Field., , , , , , , and . IEEE Trans. Instrum. Meas., (2023)NextSV: a meta-caller for structural variants from low-coverage long-read sequencing data., , , and . BMC Bioinform., 19 (1): 180:1-180:11 (2018)Construction and Optimization of Green Supply Chain Management Mode of Agricultural Enterprises in the Digital Economy., and . Int. J. Inf. Syst. Supply Chain Manag., 15 (2): 1-18 (2022)Riemannian Natural Gradient Methods., , , , and . SIAM J. Sci. Comput., 46 (1): 204- (February 2024)Structured Quasi-Newton Methods for Optimization with Orthogonality Constraints., , , , and . SIAM J. Sci. Comput., 41 (4): A2239-A2269 (2019)EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process Variations., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (4): 705-718 (2019)Guest Editorial Special Section on the 2011 International Symposium on Physical Design., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (2): 165-166 (2012)Reducing clock skew variability via crosslinks., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 1176-1182 (2006)