( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
On Synchronizing Sequences and Unspecified Values in Output Responses of Synchronous Sequential Circuits.

, и . VLSI Design, стр. 392-397. IEEE Computer Society, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sudhakar Peddireddi

Padhmanand Sudhakar

Edamakanti Chandrakanth Reddy

Malgi Prasad Reddy

Martin Reddy

 

Другие публикации лиц с тем же именем

Functional Broadside Tests with Minimum and Maximum Switching Activity., и . J. Low Power Electron., 4 (3): 429-437 (2008)Vector-restoration-based static compaction using random initial omission., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (11): 1587-1592 (2004)On the Replacement of Scan Chain Inputs by Primary Input Vectors., и . ATS, стр. 175-182. IEEE, (2006)At-speed scan test with low switching activity., , , и . VTS, стр. 177-182. IEEE Computer Society, (2010)On multiple bridging faults., и . VTS, стр. 221-226. IEEE Computer Society, (2010)Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Input Sequences Using Single and Multiple Fault Detection Times., и . IEEE Trans. Computers, 51 (4): 409-419 (2002)Testable Realizations for FET Stuck-Open Faults CMOS Combinational Logic Circuits., и . IEEE Trans. Computers, 35 (8): 742-754 (1986)Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic Functions., и . IEEE Trans. Computers, 23 (1): 98-100 (1974)A Multicode Single Transition-Time State Assignment for Asynchronous Sequential Machines., и . IEEE Trans. Computers, 27 (10): 927-934 (1978)On Maximizing the Fault Coverage for a Given Test Length Limit in a Synchronous Sequential Circuit., и . IEEE Trans. Computers, 53 (9): 1121-1133 (2004)