Based on 64,300 user benchmarks for the Intel Core i5-3230M and the Core i5-3380M, we rank them both on effective speed and value for money against the best 1,439 CPUs.
-_ im X230 verbaut
Eben gives you a crash course in how modern processors work to explain why Raspberry Pi is unaffected by the Spectre and Meltdown security vulnerabilities.
In this tutorial you will learn everything you need to know about cache memory in an easy to follow language. The cache memory is the hig-speed memory insite the CPU.
Apache Mesos abstracts CPU, memory, storage, and other compute resources away from machines (physical or virtual), enabling fault-tolerant and elastic distributed systems to easily be built and run effectively.
Intel® Power Gadget is a software-based power estimation tool enabled for 2nd Generation Intel® Core™ processors or newer. It provides real-time processor package power information in watts using energy counters.
On November 15, 1971, Intel presented the Intel 4004 microprocessor, the world's very first commercially available 4-bit central processing unit (CPU). It was the first complete CPU on one chip. By the time, this revolutionary microprocessor, the size of a little fingernail, delivered the same computing power as the first electronic computer built in 1946, which filled an entire room.
Having performance problems with your Java Application? Using too much Java heap space and don't know why? Sometimes simple software tools are all that's needed. This article discusses those tools.
Designed for the PlayStation 3, Sony, Toshiba and IBM's new "Cell processor" promises seemingly obscene computing capabilities for what will rapidly become a very low price.
by Jon "Hannibal" Stokes "I've been writing on CPU technology here at Ars for almost five years now, and during that time I've done my best to communicate computing concepts in as plain and accessible a manner as possible while still retaining some level
Introducing the (IBM/Sony/Toshiba) Cell Processor, "consists of a general-purpose POWERPC processor core connected to eight special-purpose DSP cores."
"Have you had the privilege of sitting on pins and needles with information that has the potential to revolutionize all genre of PC gaming" (to late see CELL)
a fast, scalable and memory-efficient allocator for multiprocessors. Hoard solves the heap contention problem caused when multiple threads call dynamic memory allocation functions like malloc() and free() (or new and delete).
a small utility for dual-CPU workstations that allows the user to finely tune how Windows balances the processing load between the two CPUs.(a more powerful version of SMP Seesaw)
a C++ compiler for Microchip (PIC) and Scenix (SX) microcontrollers. It works under MS Windows 95/98/ME/NT/2000/XP and has a built-in user interface. The compiler is based on the C2C-plus compiler extended for C++ language support.
provides a software development platform that allows developers to take advantage of a new generation of high performance processors. These new processors, including GPUs, the IBM Cell, and other multi-core processors
a low-cost, fan-less single-board computer based on Texas Instruments OMAP35x processors featuring the ARM Cortex-A8 core with all of the expandability of today's desktop machines, but without the bulk, expense, or noise.
E. Berger, S. Stern, and J. Pizzorno. 17th USENIX Symposium on Operating Systems Design and Implementation (OSDI 23), Boston, MA, USENIX Association, (July 2023)
H. Zhang, and H. Hoffmann. Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS '16, Atlanta, GA, USA, April 2-6, 2016, page 545--559. (2016)
H. Kim, I. El Hajj, J. Stratton, S. Lumetta, and W. Hwu. Proceedings of the 13th Annual IEEE/ACM International
Symposium on Code Generation and Optimization, page 257--268. Washington, DC, USA, IEEE Computer Society, (2015)
J. Lee, K. Patel, N. Nigania, H. Kim, and H. Kim. Parallel and Distributed Processing Symposium Workshops PhD
Forum (IPDPSW), 2013 IEEE 27th International, page 1177--1185. (May 2013)
J. Shen, J. Fang, H. Sips, and A. Varbanescu. Parallel Processing Workshops (ICPPW), 2012 41st International
Conference on, page 116--125. ieeexplore.ieee.org, (2012)
C. Hong, D. Chen, W. Chen, W. Zheng, and H. Lin. Proceedings of the 19th International Conference on Parallel
Architectures and Compilation Techniques, page 217--226. New York, NY, USA, ACM, (2010)