@dblp

RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip.

, , , , , , , , , , , , and . SoC, page 110-113. IEEE, (2009)

Links and resources

Tags