Author of the publication

RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip.

, , , , , , , , , , , , and . SoC, page 110-113. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fast prototyping environment for embedded reconfigurable units., and . ReCoSoC, page 1-8. IEEE, (2011)FPGA physical-design automation using Model-Driven Engineering., , and . ReCoSoC, page 1-6. IEEE, (2011)Smalltalk debug lives in the matrix., and . IWST, page 11-16. ACM, (2010)Multilevel Simulation of Heterogeneous Reconfigurable Platforms., and . Int. J. Reconfigurable Comput., (2009)Toolset for nano-reconfigurable computing., , and . Microelectron. J., 40 (4-5): 665-672 (2009)Model-driven toolset for embedded reconfigurable cores: Flexible prototyping and software-like debugging., , , , and . Sci. Comput. Program., (2014)Session Teaching Reconfigurable Processor: the Biniou Approach., , and . ReCoSoC, volume 7551 of KIT Scientific Reports, page 127-134. KIT Scientific Publishing, (2010)Application Analysis for Parallel Processing., , and . DSD, page 633-640. IEEE Computer Society, (2008)RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip., , , , , , , , , and 3 other author(s). SoC, page 110-113. IEEE, (2009)Reconfigurable hardware: The holy grail of matching performance with programming productivity., , , , and . FPL, page 409-414. IEEE, (2008)