@dblp

Leakage power reduction for deeply-scaled FinFET circuits operating in multiple voltage regimes using fine-grained gate-length biasing technique.

, , , , и . DATE, стр. 1579-1582. ACM, (2015)

Линки и ресурсы

тэги