@dblp

Interconnect-Driven Layout-Aware Multiple Scan Tree Synthesis for Test Time, Data Compression and Routing Optimization.

, и . ATS, стр. 63-68. IEEE Computer Society, (2008)

Линки и ресурсы

тэги