@dblp

Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems.

, , and . ISCAS (4), page 441-444. IEEE, (2002)

Links and resources

Tags