Author of the publication

Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems.

, , and . ISCAS (4), page 441-444. IEEE, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 1-V 2.5-mW Transient-Improved Current-Steering DAC using Charge-Removal-Replacement Technique., , and . APCCAS, page 183-186. IEEE, (2006)A 0.3-V, 37.5-nW 1.5∼6.5-pF-input-range supply voltage tolerant capacitive sensor readout., , , and . ISIC, page 388-391. IEEE, (2014)A 0.016mm2 144μW three-stage amplifier capable of driving 1-to-15nF capacitive load with >0.95MHz GBW., , , and . ISSCC, page 368-370. IEEE, (2012)16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with background offset calibration., , , , , and . ISSCC, page 282-283. IEEE, (2017)A μNMR CMOS transceiver using a butterfly-coil input for integration with a digital microfluidic device inside a portable magnet., , , and . A-SSCC, page 1-4. IEEE, (2015)SC biquad filter with hybrid utilization of OpAmp and comparator-based circuit., , , and . ISCAS, page 1276-1279. IEEE, (2010)A 1.83 μW, 0.78 μVrms input referred noise neural recording front end., , , and . ISCAS, page 405-408. IEEE, (2013)A 0.016-mm2 144-µW Three-Stage Amplifier Capable of Driving 1-to-15 nF Capacitive Load With > 0.95-MHz GBW., , , and . IEEE J. Solid State Circuits, 48 (2): 527-540 (2013)A 90nm CMOS Bio-potential Signal Readout Front-end with Improved Powerline Interference Rejection., , , , , , and . ISCAS, page 665-668. IEEE, (2009)A VHF Wide-Input Range CMOS Passive Rectifier With Active Bias Tuning., , , and . IEEE J. Solid State Circuits, 55 (10): 2629-2638 (2020)