@dblp

A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic.

, und . ISCAS, Seite 9-12. IEEE, (1994)

Links und Ressourcen

Tags