@dblp

A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic.

, and . ISCAS, page 9-12. IEEE, (1994)

Links and resources

Tags