( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic.

, и . ISCAS, стр. 9-12. IEEE, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Baher Husain

Wassem Baherli

Baher Mawlawi

Baher Molaoui

Najah Haroun

 

Другие публикации лиц с тем же именем

A 20mW 61dB SNDR (60MHz BW) 1b 3rd-order continuous-time delta-sigma modulator clocked at 6GHz in 45nm CMOS., , , , и . ISSCC, стр. 158-160. IEEE, (2012)A PWM Based Fully Integrated Digital Transmitter/PA for WLAN and LTE Applications., , , , и . IEEE J. Solid State Circuits, 50 (5): 1117-1125 (2015)Power estimation tool for sub-micron CMOS VLSI circuits., , и . ICCAD, стр. 204-209. IEEE Computer Society / ACM, (1992)3.1 An Integrated BAW Oscillator with <±30ppm Frequency Stability Over Temperature, Package Stress, and Aging Suitable for High-Volume Production., , , , , , и . ISSCC, стр. 58-60. IEEE, (2020)A 770 kS/s Duty-Cycled Integrated-Fluxgate Magnetometer for Contactless Current Sensing., , , , , , и . ISSCC, стр. 80-82. IEEE, (2021)Synthesis of Signal Processing Structured Datapaths for FPGAs Supporting RAMs and Busses., и . FPGA, стр. 75-81. ACM, (1995)Session 16 overview: Switching power control techniques: Analog subcommittee., и . ISSCC, стр. 272-273. IEEE, (2012)A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic., и . ISCAS, стр. 9-12. IEEE, (1994)A Novel Reduced Swing CMOS Bus Interface Circuit for High Speed Low Power VLSI Systems., и . ISCAS, стр. 351-354. IEEE, (1994)Floorplanning with Datapath Optimization., , и . ISCAS, стр. 41-44. IEEE, (1995)