@dblp

A 56-Gb/s PAM4 Receiver With Low-Overhead Techniques for Threshold and Edge-Based DFE FIR- and IIR-Tap Adaptation in 65-nm CMOS.

, , , , , , , , , and . IEEE J. Solid State Circuits, 54 (3): 672-684 (2019)

Links and resources

Tags