@dblp

Scan Test Cost and Power Reduction Through Systematic Scan Reconfiguration.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (5): 907-918 (2007)

Links and resources

Tags