Inproceedings,

Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

, , , and .
MICRO, page 219-230. ACM/IEEE Computer Society, (2002)

Meta data

Tags

Users

  • @dblp

Comments and Reviews