Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

N. Kim, K. Flautner, D. Blaauw, and T. Mudge. MICRO, page 219-230. ACM/IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Konrad Blaauw

Gilles Jan Blaauw

Ruth Meier-Blaauw

T Peters

T Frieberg

Other publications of authors with the same name

Simultaneous Interference-Data Transmission for Secret Key Generation in Distributed IoT Sensor Networks.N. Ebrahimi, H. Kim, and D. Blaauw. CoRR, (2019)The Internet of Tiny Things: Recent Advances of Millimeter-Scale Computing.S. Oh, D. Blaauw, and D. Sylvester. IEEE Des. Test, 36 (2): 65-72 (2019)Driver modeling and alignment for worst-case delay noise.D. Blaauw, S. Sirichotiyakul, and C. Oh. IEEE Trans. Very Large Scale Integr. Syst., 11 (2): 157-166 (2003)Approximate SRAMs With Dynamic Energy-Quality Management.F. Frustaci, D. Blaauw, D. Sylvester, and M. Alioto. IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2128-2141 (2016)RRAM-DNN: An RRAM and Model-Compression Empowered All-Weights-On-Chip DNN Accelerator.Z. Li, Z. Wang, L. Xu, Q. Dong, B. Liu, C. Su, W. Chu, G. Tsou, Y. Chih, T. Chang and 3 other author(s). IEEE J. Solid State Circuits, 56 (4): 1105-1115 (2021)False-noise analysis using logic implications.A. Glebov, S. Gavrilov, D. Blaauw, and V. Zolotov. ACM Trans. Design Autom. Electr. Syst., 7 (3): 474-498 (2002)A self-tuning DVS processor using delay-error detection and correction.S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge. IEEE J. Solid State Circuits, 41 (4): 792-804 (2006)A 5.58 nW Crystal Oscillator Using Pulsed Driver for Real-Time Clocks.D. Yoon, T. Jang, D. Sylvester, and D. Blaauw. IEEE J. Solid State Circuits, 51 (2): 509-522 (2016)An Injectable 64 nW ECG Mixed-Signal SoC in 65 nm for Arrhythmia Monitoring.Y. Chen, D. Jeon, Y. Lee, Y. Kim, Z. Foo, I. Lee, N. Langhals, G. Kruger, H. Oral, O. Berenfeld and 3 other author(s). IEEE J. Solid State Circuits, 50 (1): 375-390 (2015)Leakage Current Reduction in VLSI Systems.D. Blaauw, S. Martin, T. Mudge, and K. Flautner. Journal of Circuits, Systems, and Computers, 11 (6): 621-636 (2002)

BibSonomy

Disambiguation of "Blaauw, David T."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

Please choose a person to relate this publication to

Konrad Blaauw

Gilles Jan Blaauw

Ruth Meier-Blaauw

T Peters

T Frieberg

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Blaauw, David T."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

Please choose a person to relate this publication to

Konrad Blaauw

Gilles Jan Blaauw

Ruth Meier-Blaauw

T Peters

T Frieberg

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.