( en | de | ru )

 

Disambiguation of "Mudge, Trevor N."

Author of the publication

copydeleteadd this publication to your clipboard
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction.

, , , and . MICRO, page 219-230. ACM/IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

n n n

Trevor Hansen

Trevor Jones

Trevor Collins

Trevor Hogan

 

Other publications of authors with the same name

Architecture of a Hypercube Supercomputer., , and . ICPP, page 653-660. IEEE Computer Society Press, (1986)Virtual memory in contemporary microprocessors., and . IEEE Micro, 18 (4): 60-75 (1998)PicoServer: Using 3D stacking technology to build energy efficient servers., , , , , and . JETC, 4 (4): 16:1-16:34 (2008)Quantitative analysis and optimization techniques for on-chip cache leakage power., , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (10): 1147-1156 (2005)Razor: Circuit-Level Correction of Timing Errors for Low-Power Operation., , , , , , , and . IEEE Micro, 24 (6): 10-20 (2004)Centip3De: A 3930DMIPS/W configurable near-threshold 3D stacked system with 64 ARM Cortex-M3 cores., , , , , , , , , and 5 other author(s). ISSCC, page 190-192. IEEE, (2012)A comparison of two pipeline organizations., and . MICRO, page 153-161. ACM / IEEE Computer Society, (1994)Power: A First Class Design Constraint for Future Architecture and Automation.. HiPC, volume 1970 of Lecture Notes in Computer Science, page 215-224. Springer, (2000)ChipLock: support for secure microarchitectures., , and . SIGARCH Comput. Archit. News, 33 (1): 134-143 (2005)The limits of instruction level parallelism in SPEC95 applications., , , and . SIGARCH Comput. Archit. News, 27 (1): 31-34 (1999)