Author of the publication

32.7 A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth.

, , , , , , , , , , and . ISSCC, page 454-456. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 28-GHz CMOS Phased-Array Beamformer Utilizing Neutralized Bi-Directional Technique Supporting Dual-Polarized MIMO for 5G NR., , , , , , , , , and 16 other author(s). IEEE J. Solid State Circuits, 55 (9): 2371-2386 (2020)A Fully Synthesizable Fractional-N MDLL With Zero-Order Interpolation-Based DTC Nonlinearity Calibration and Two-Step Hybrid Phase Offset Calibration., , , , , , , , , and 4 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 68 (2): 603-616 (2021)0.2mW 70Fsrms-Jitter Injection-Locked PLL Using De-Sensitized SSPD-Based Injecting-Time Self-Alignment Achieving -270dB FoM and -66dBc Reference Spur., , , , , , and . VLSI Circuits, page 38-. IEEE, (2019)A 28-GHz CMOS Phased-Array Beamformer Supporting Dual-Polarized MIMO with Cross-Polarization Leakage Cancellation., , , , , , , , , and 15 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dB., , , , , and . ESSCIRC, page 197-200. IEEE, (2016)A 60-GHz 3.0-Gb/s Spectrum Efficient BPOOK Transceiver for Low-Power Short-Range Wireless in 65-nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 54 (5): 1363-1374 (2019)A 39-GHz 64-Element Phased-Array Transceiver With Built-In Phase and Amplitude Calibrations for Large-Array 5G NR in 65-nm CMOS., , , , , , , , , and 12 other author(s). IEEE J. Solid State Circuits, 55 (5): 1249-1269 (2020)A Power-Efficient Pulse-VCO for Chip-Scale Atomic Clock., , , , , , and . IEICE Trans. Electron., 102-C (4): 276-286 (2019)32.7 A 32kHz-Reference 2.4GHz Fractional-N Oversampling PLL with 200kHz Loop Bandwidth., , , , , , , , , and 1 other author(s). ISSCC, page 454-456. IEEE, (2021)An HDL-described Fully-synthesizable Sub-GHz IoT Transceiver with Ring Oscillator based Frequency Synthesizer and Digital Background EVM Calibration., , , , , , , , , and 2 other author(s). CICC, page 1-4. IEEE, (2019)