Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

IC Design & Technology Co-Development: e-NVM & mmWave enablement of 22FDX™ Technology., , , and . ICICDT, page 1-4. IEEE, (2021)Adaptive Body Bias Aware Implementation for Ultra-Low-Voltage Designs in 22FDX Technology., , , , , , , , , and 7 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 2159-2163 (2020)Low power design of the X-GOLD® SDR 20 baseband processor., , , , , , , and . DATE, page 792-793. IEEE Computer Society, (2010)A novel ADPLL design using successive approximation frequency control., , , , and . Microelectron. J., 40 (11): 1613-1622 (2009)Efficient compensation of delay variations in high-speed network-on-chip data links., , , and . SoC, page 55-58. IEEE, (2010)A 0.55V 6.3uW/MHz Arm Cortex-M4 MCU with Adaptive Reverse Body Bias and Single Rail SRAM., , , , , , , , , and . COOL CHIPS, page 1-3. IEEE, (2020)10.7 A 105GOPS 36mm2 heterogeneous SDR MPSoC with energy-aware dynamic scheduling and iterative detection-decoding for 4G in 65nm CMOS., , , , , , , , , and 7 other author(s). ISSCC, page 188-189. IEEE, (2014)A Fast Lock-In Ultra Low-Voltage ADPLL Clock Generator with Adaptive Body Biasing in 22nm FDSOI Technology., , , and . ISCAS, page 1-5. IEEE, (2019)A power management architecture for fast per-core DVFS in heterogeneous MPSoCs., , , , , and . ISCAS, page 261-264. IEEE, (2012)How to Achieve World-Leading Energy Efficiency using 22FDX with Adaptive Body Biasing on an Arm Cortex-M4 IoT SoC., , , , , , , , , and 6 other author(s). ESSDERC, page 66-69. IEEE, (2019)