Author of the publication

A hardware based low temperature solution for VLSI testing using decompressor side masking.

, , , and . ISCAS, page 637-640. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A hardware based low temperature solution for VLSI testing using decompressor side masking., , , and . ISCAS, page 637-640. IEEE, (2015)An ATE assisted DFD technique for volume diagnosis of scan chains., , , and . DAC, page 31:1-31:6. ACM, (2013)Customizing completely specified pattern set targeting dynamic and leakage power reduction during testing., , and . Integr., 45 (2): 211-221 (2012)Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling., and . Integr., (2015)Reliability-aware application mapping onto mesh based Network-on-Chip., , and . Integr., (2018)Area Constrained Performance Optimized ASNoC Synthesis with Thermal‐aware White Space Allocation and Redistribution., , and . Integr., (2018)Application Mapping Onto Mesh-of-Tree Based Network-on-Chip Using Discrete Particle Swarm Optimization., , and . ISED, page 172-176. IEEE, (2012)Confidence Based Power Aware Testing., , , and . ISED, page 62-66. IEEE, (2012)Fault Coverage Enhancement via Weighted Random Pattern Generation in BIST Using a DNN-Driven-PSO Approach., , , , , and . ICIT, page 228-233. IEEE, (2019)Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (7): 1185-1195 (2015)