Author of the publication

Increasing the number of effective registers in a low-power processor using a windowed register file.

, , , , , , and . CASES, page 125-136. ACM, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor., , , , , , and . IEEE Trans. Computers, 54 (8): 998-1012 (2005)Increasing the number of effective registers in a low-power processor using a windowed register file., , , , , , and . CASES, page 125-136. ACM, (2003)Cost-Sensitive Partitioning in an Architecture Synthesis System for Multicluster Processors., , , and . IEEE Micro, 24 (3): 10-20 (2004)Retargetable Cache Simulation Using High Level Processor Models., and . ACSAC, page 114-129. IEEE Computer Society, (2001)Bitwidth cognizant architecture synthesis of custom hardwareaccelerators., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (11): 1355-1371 (2001)Hardware/software techniques for memory power optimizations in embedded processors.. University of Michigan, USA, (2007)Compiler-managed partitioned data caches for low power., , and . LCTES, page 237-247. ACM, (2007)FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths., , , , , and . CGO, page 201-212. IEEE Computer Society, (2004)Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures., , and . MICRO, page 369-380. IEEE Computer Society, (2007)Retargetable Program Profiling Using High Level Processor Models., and . HiPC, volume 2228 of Lecture Notes in Computer Science, page 224-236. Springer, (2001)