( en | de | ru )

 

Disambiguation of "Chang, Yao-Wen"

Author of the publication

copydeleteadd this publication to your clipboard
Routability-Aware Pin Access Optimization for Monolithic 3D Designs.

, and . ICCAD, page 2:1-2:6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chang Yao

Hyi-yao Chang

Tsen-Yao Chang

Chi-Yao Chang

Kuo-Wen Chang

 

Other publications of authors with the same name

Generic Universal Switch Blocks., , , and . IEEE Trans. Computers, 49 (4): 348-359 (2000)Layout-dependent-effects-aware analytical analog placement., , , , and . DAC, page 189:1-189:6. ACM, (2015)Design and Implementation of a RESTful Notification Service., , , and . ICS, volume 274 of Frontiers in Artificial Intelligence and Applications, page 1375-1385. IOS Press, (2014)Temporal floorplanning using the three-dimensional transitive closure subGraph., , and . ACM Trans. Design Autom. Electr. Syst., 12 (4): 37 (2007)Minimum-implant-area-aware detailed placement with spacing constraints., , and . DAC, page 84:1-84:6. ACM, (2016)Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (5): 711-721 (2010)Timing ECO Optimization Via Bézier Curve Smoothing and Fixability Identification., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (12): 1857-1866 (2012)ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (9): 1315-1327 (2010)Simultaneous Layout Migration and Decomposition for Double Patterning Technology., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (2): 284-294 (2011)Cut Redistribution With Directed-Self-Assembly Templates for Advanced 1-D Gridded Layouts., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (12): 2066-2079 (2017)