( en | de | ru )

 

Disambiguation of "Bhattacharya, Bhargab B."

Author of the publication

copydeleteadd this publication to your clipboard
Construction of isothetic covers of a digital object: A combinatorial approach.

, , and . J. Vis. Commun. Image Represent., 21 (4): 295-310 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chhaya Bhattacharya

Subhamoy Bhattacharya

Nupur Bhattacharya

Indrajit Bhattacharya

Asitesh Bhattacharya

 

Other publications of authors with the same name

Determination of Minutiae Scores for Fingerprint Image Applications., , , , , and . ICVGIP, Allied Publishers Private Limited, (2002)Euler vector for search and retrieval of gray-tone images., , , , and . IEEE Trans. Syst. Man Cybern. Part B, 35 (4): 801-812 (2005)Test pattern generation for droop faults., , , , , and . IET Comput. Digit. Tech., 4 (4): 274-284 (2010)Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability., , and . J. Electron. Test., 22 (2): 125-142 (2006)A New Probabilistic Approach for Fractal Based Image Compression., , , , and . Fundam. Informaticae, 87 (3-4): 417-433 (2008)Test Generation for Flow-Based Microfluidic Biochips With General Architectures., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2530-2543 (2020)Via minimization in VLSI routing with movable terminals., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (8): 917-920 (1989)Storage-Aware Algorithms for Dilution and Mixture Preparation With Flow-Based Lab-on-Chip., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 816-829 (2020)On the Suitability of Single-Walled Carbon Nanotube Bundle Interconnects for High-Speed and Power-Efficient Applications., , and . J. Low Power Electron., 10 (3): 479-494 (2014)A Methodology for Testing Arbitrary Bilateral Bit-Level Systolic Arrays., , and . VLSI Design, 4 (3): 257-269 (1996)