( en | de | ru )

 

Disambiguation of "Chen, Chixiao"

Author of the publication

copydeleteadd this publication to your clipboard
TSA-Net: Tube Self-Attention Network for Action Quality Assessment.

, , , , and . ACM Multimedia, page 4902-4910. ACM, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

 

Other publications of authors with the same name

TSA-Net: Tube Self-Attention Network for Action Quality Assessment., , , , and . CoRR, (2022)A sample-time error calibration technique in time-interleaved ADCs with correlation-based detection and voltage-controlled compensation., , , , and . APCCAS, page 128-131. IEEE, (2012)Machine Learning based Prior-Knowledge-Free Nyquist ADC Characterization and Calibration., , , , and . ISOCC, page 246-247. IEEE, (2021)Curriculum Adversarial Training for Robust Reinforcement Learning., , , , , and . IJCNN, page 1-8. IEEE, (2022)Additive Neural Network Based Static and Dynamic Distortion Modeling for Prior-Knowledge-Free Nyquist ADC Characterization., , , , , and . MWSCAS, page 292-296. IEEE, (2021)TSA-Net: Tube Self-Attention Network for Action Quality Assessment., , , , and . ACM Multimedia, page 4902-4910. ACM, (2021)A 9-bit Resistor-Based All-Digital Temperature Sensor with a SAR-Quantization Embedded Differential Low-Pass Filter in 65nm CMOS Consuming 57pJ with a 2.5 μs Conversion Time., , and . CICC, page 1-4. IEEE, (2019)An ARMA-Model-Based NTF Estimation on Continuous-Time ΔΣ Modulators., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (8): 721-725 (2015)A 4-channel 8-bit 650-MSample/s DAC with interpolation filter for embedded application., , , , , , , and . ASICON, page 492-495. IEEE, (2011)OCEAN: An On-Chip Incremental-Learning Enhanced Artificial Neural Network Processor With Multiple Gated-Recurrent-Unit Accelerators., , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (3): 519-530 (2018)