Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells.

Y. Zhang, Y. Pu, F. Liu, P. Liao, K. Chao, K. Zhu, Y. Lin, and B. Yu. ISPD, page 161-168. ACM, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lin Lin

Other publications of authors with the same name

Efficient Design Rule Checking Script Generation via Key Information Extraction.B. Zhu, X. Zhang, Y. Lin, B. Yu, and M. Wong. MLCAD, page 77-82. ACM / IEEE, (2022)Triple Patterning Aware Detailed Placement Toward Zero Cross-Row Middle-of-Line Conflict.Y. Lin, B. Yu, B. Xu, and D. Pan. ICCAD, page 396-403. IEEE, (2015)A novel unified dummy fill insertion framework with SQP-based optimization method.Y. Tao, C. Yan, Y. Lin, S. Wang, D. Pan, and X. Zeng. ICCAD, page 88. ACM, (2016)ReGDS: A Reverse Engineering Framework from GDSII to Gate-level Netlist.R. Rajarathnam, Y. Lin, Y. Jin, and D. Pan. HOST, page 154-163. IEEE, (2020)FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler (Extended Abstract).S. Liu, Y. Pu, P. Liao, H. Wu, R. Zhang, Z. Chen, W. Lv, Y. Lin, and B. Yu. IJCAI, page 6458-6462. ijcai.org, (2023)Interactive Analog Layout Editing with Instant Placement Legalization.X. Gao, M. Liu, D. Pan, and Y. Lin. DAC, page 1249-1254. IEEE, (2021)LHNN: lattice hypergraph neural network for VLSI congestion prediction.B. Wang, G. Shen, D. Li, J. Hao, W. Liu, Y. Huang, H. Wu, Y. Lin, G. Chen, and P. Heng. DAC, page 1297-1302. ACM, (2022)A Practical Split Manufacturing Framework for Trojan Prevention via Simultaneous Wire Lifting and Cell Insertion.M. Li, B. Yu, Y. Lin, X. Xu, W. Li, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (9): 1585-1598 (2019)Layout Synthesis for Topological Quantum Circuits With 1-D and 2-D Architectures.Y. Lin, B. Yu, M. Li, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (8): 1574-1587 (2018)Data Efficient Lithography Modeling With Transfer Learning and Active Data Selection.Y. Lin, M. Li, Y. Watanabe, T. Kimura, T. Matsunawa, S. Nojima, and D. Pan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (10): 1900-1913 (2019)

BibSonomy

Disambiguation of "Lin, Yibo"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lin, Yibo"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells.

Please choose a person to relate this publication to

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Lin Lin

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Multi-Electrostatics Based Placement for Non-Integer Multiple-Height Cells.