Author of the publication

pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5th-Generation 10nm DRAM Process.

I. Choi, S. Hong, K. Kim, J. Hwang, S. Woo, Y. Kim, C. Cho, E. Lee, H. Lee, M. Jung, H. Jung, J. Hwang, J. Yoon, W. Lim, H. Yoo, W. Lee, J. Oh, D. Lee, J. Lee, J. Kim, Y. Kim, S. Park, B. Ho, B. Na, H. Choi, C. Lee, S. Lee, H. Shin, Y. Lee, J. Ryu, S. Shin, S. Park, D. Lim, S. Bae, Y. Sohn, T. Oh, and S. Hwang. ISSCC, page 234-236. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dong Su Lee

Dong-Su Kim

Ki-Su Lee

Yeong Su Lee

Yong-Su Lee

Other publications of authors with the same name

Business Feasibility Study for Storage-Based Customer Flexibility Platform of Load-Serving Entity.S. Baik, D. Lee, Y. Yoon, and S. Kim. IEEE Access, (2021)Machine learning models based on the dimensionality reduction of standard automated perimetry data for glaucoma diagnosis.S. Lee, J. Lee, Y. Choi, H. You, J. Kang, and C. Jun. Artif. Intell. Medicine, (2019)Simultaneous Reverse Body and Negative Word-Line Biasing Control Scheme for Leakage Reduction of DRAM.D. Lee, Y. Jun, and B. Kong. IEEE J. Solid State Circuits, 46 (10): 2396-2405 (2011)Multi-Level Segmentation for Concealed Object Detection with Multi-Channel Passive Millimeter Wave Imaging.S. Yeom, and D. Lee. ICITCS, page 1-4. IEEE Computer Society, (2013)Stereo camera model of feed horns in focal plane array.J. Son, S. Yeom, V. Guschin, Y. Vashpanov, D. Lee, and S. Kim. IUCS, volume 398 of ACM International Conference Proceeding Series, page 237-240. ACM, (2009)A Novel Body Bias Selection Scheme for Leakage Minimization.D. Lee, S. Kang, Y. Jun, and B. Kong. IEICE Trans. Electron., 94-C (9): 1490-1493 (2011)13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5th-Generation 10nm DRAM Process.I. Choi, S. Hong, K. Kim, J. Hwang, S. Woo, Y. Kim, C. Cho, E. Lee, H. Lee, M. Jung and 27 other author(s). ISSCC, page 234-236. IEEE, (2024)Optimal multi-layer adaptation of SVC video over heterogeneous environments.T. Thang, D. Lee, J. Kang, and Y. Ro. IWCMC, page 308-313. ACM, (2007)Concealed object detection using passive millimeter wave imaging.S. Yeom, D. Lee, J. Son, and S. Kim. IUCS, page 383-386. IEEE, (2010)21.8 An all-in-one (Qi, PMA and A4WP) 2.5W fully integrated wireless battery charger IC for wearable applications.J. Hwang, D. Lee, J. Lee, S. Park, K. Jin, M. Ko, H. Shin, S. Jeon, D. Kim, and J. Rhee. ISSCC, page 378-380. IEEE, (2016)

BibSonomy

Disambiguation of "Lee, Dong-Su"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5th-Generation 10nm DRAM Process.

Please choose a person to relate this publication to

Dong Su Lee

Dong-Su Kim

Ki-Su Lee

Yeong Su Lee

Yong-Su Lee

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Lee, Dong-Su"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5th-Generation 10nm DRAM Process.

Please choose a person to relate this publication to

Dong Su Lee

Dong-Su Kim

Ki-Su Lee

Yeong Su Lee

Yong-Su Lee

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

13.2 A 32Gb 8.0Gb/s/pin DDR5 SDRAM with a Symmetric-Mosaic Architecture in a 5th-Generation 10nm DRAM Process.