( en | de | ru )

 

Disambiguation of "Alioto, Massimo"

Author of the publication

copydeleteadd this publication to your clipboard
Design-Space Exploration of Pareto-Optimal Architectures for Deep Learning with DVFS.

, , , , and . ISCAS, page 1-5. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Massimo Viola

Massimo Tallarida

Massimo Malagó

Massimo Moser

Massimo Busin

 

Other publications of authors with the same name

Energy-Quality Scalable Integrated Circuits and Systems: Continuing Energy Scaling in the Twilight of Moore's Law., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 653-678 (2018)Modelling of source-coupled logic gates., , and . I. J. Circuit Theory and Applications, 30 (4): 459-477 (2002)Reconfigurable sleep transistor for GIDL reduction in ultra-low standby power systems., , , and . CICC, page 1-4. IEEE, (2012)A Design Methodology for High-Speed Low-Power MCML Frequency Dividers., , and . ICECS, page 1308-1311. IEEE, (2006)Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers., , and . ECCTD, page 592-595. IEEE, (2011)PVT variations in differential flip-flops: A comparative analysis., , and . ECCTD, page 1-4. IEEE, (2015)Analysis and design of digital PRNGS based on the discretized sawtooth map., , , , and . ICECS, page 427-430. IEEE, (2003)Performance evaluation of the low-voltage CML D-latch topology., , and . Integr., 36 (4): 191-209 (2003)Comparative soft error evaluation of layout cells in FinFET technology., , and . Microelectron. Reliab., 54 (9-10): 2300-2305 (2014)Analysis and comparison on full adder block in submicron technology., and . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 806-823 (2002)