Author of the publication

A Design Methodology for High-Speed Low-Power MCML Frequency Dividers.

, , and . ICECS, page 1308-1311. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Integrated Quenching-and-Reset Circuit for Single-Photon Avalanche Diodes., , and . IEEE Trans. Instrum. Meas., 64 (1): 271-277 (2015)Design guidelines for reversed nested Miller compensation in three-stage amplifiers., , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (5): 227-233 (2003)Charge Pumps for Ultra-Low-Power Applications: Analysis, Design, and New Solutions., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (8): 2895-2901 (2021)Single miller capacitor frequency compensation techniques: Theoretical comparison and critical review., , , and . Int. J. Circuit Theory Appl., 50 (5): 1462-1486 (2022)Behavioral modeling of statistical phenomena of single-photon avalanche diodes., , and . Int. J. Circuit Theory Appl., 40 (7): 661-679 (2012)Variability budgetin pulsed flip-flops., , and . NEWCAS, page 1-4. IEEE, (2015)A Novel 0.6V MCML D-Latch Topology exploiting Dynamic Body Bias Threshold Lowering., , and . ICECS, page 233-236. IEEE, (2018)Comparative analysis of the robustness of master-slave flip-flops against variations., , and . ICECS, page 117-120. IEEE, (2015)Figures of merit for class AB input stages., , and . ECCTD, page 749-752. IEEE, (2011)Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison., and . IEEE Trans. Very Large Scale Integr. Syst., 14 (12): 1322-1335 (2006)