( en | de | ru )

 

Disambiguation of "Wang, Lingli"

Author of the publication

copydeleteadd this publication to your clipboard
An adaptive cross-layer fault recovery solution for reconfigurable SoCs.

, , , and . FPT, page 188-191. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Paul Wang

Lien Wang

Scheifoo Wang

 

Other publications of authors with the same name

Study on the influencing factors of unplanned consumption in a large online promotion activity., , , and . Electron. Commer. Res., 16 (4): 453-477 (2016)MRI-based brain tumor segmentation using FPGA-accelerated neural network., , , , , , , , , and 1 other author(s). BMC Bioinform., 22 (1): 421 (2021)High-Throughput and Low-Latency Distributed Management Proxy for Key-Value Store Over 100Gbps Ethernet on FPGA., , , and . FPT, page 224-230. IEEE, (2019)基于MEAN+SpringMVC的服务管理平台的设计与实现 (Design and Implementation of Service Management Platform Based on MEAN and SpringMVC)., and . 计算机科学, 44 (Z11): 538-541 (2017)A Low-Latency Multi-Version Key-Value Store Using B-Tree on an FPGA-CPU Platform., , , , , , , , , and 1 other author(s). FPL, page 321-325. IEEE, (2019)A High Performance FPGA-Based Accelerator Design for End-to-End Speaker Recognition System., , , , and . FPT, page 215-223. IEEE, (2019)SpWMM: A High-Performance Sparse-Winograd Matrix-Matrix Multiplication Accelerator for CNNs., , and . FPT, page 255-258. IEEE, (2019)UPTRA: An Ultra-Parameterized Temporal CGRA Modeling and Optimization., , , , , and . FCCM, page 208. IEEE, (2023)DSLUT: An Asymmetric LUT and its Automatic Design Flow Based on Practical Functions., , , and . ICFPT, page 278-279. IEEE, (2023)AMG: Automated Efficient Approximate Multiplier Generator for FPGAs via Bayesian Optimization., , , and . ICFPT, page 294-295. IEEE, (2023)