Author of the publication

1/f Noise in Synaptic Ferroelectric Tunnel Junction: Impact on Convolutional Neural Network.

, , , , , , , , and . Adv. Intell. Syst., (June 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On-chip trainable hardware-based deep Q-networks approximating a backpropagation algorithm., , , , , , , , , and . Neural Comput. Appl., 33 (15): 9391-9402 (2021)Hardware-Based Spiking Neural Network Using a TFT-Type AND Flash Memory Array Architecture Based on Direct Feedback Alignment., , , , , , , and . IEEE Access, (2021)Investigation of Neural Networks Using Synapse Arrays Based on Gated Schottky Diodes., , , , , and . IJCNN, page 1-8. IEEE, (2019)Direct Gradient Calculation: Simple and Variation-Tolerant On-Chip Training Method for Neural Networks., , , , , , , and . Adv. Intell. Syst., 3 (8): 2100064 (2021)Pulse-Width Modulation Neuron Implemented by Single Positive-Feedback Device., , , , and . CoRR, (2021)Review of candidate devices for neuromorphic applications., , , , , , , , , and 3 other author(s). ESSDERC, page 22-27. IEEE, (2019)Si-Based Dual-Gate Field-Effect Transistor Array for Low-Power On-Chip Trainable Hardware Neural Networks., , , , , , , , and . Adv. Intell. Syst., (January 2024)SNNSim: Investigation and Optimization of Large-Scale Analog Spiking Neural Networks Based on Flash Memory Devices., , , , , , , , , and . Adv. Intell. Syst., (April 2024)On-Chip Trainable Spiking Neural Networks Using Time-To-First-Spike Encoding., , , , , , , , , and . IEEE Access, (2022)Neuron Circuits for Low-Power Spiking Neural Networks Using Time-To-First-Spike Encoding., , , , , , , and . IEEE Access, (2022)