Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler., , , , and . FCCM, page 21-24. IEEE Computer Society, (2016)Classifying Computations on Multi-Tenant FPGAs., , , , and . DAC, page 1261-1266. IEEE, (2021)Everyone's a Critic: A Tool for Exploring RISC-V Projects., , and . FPL, page 260-264. IEEE Computer Society, (2018)Classifying Computations on Multi-Tenant FPGAs., , , , and . FPGA, page 227. ACM, (2021)A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS., , , , , , , , , and 11 other author(s). VLSI Circuits, page 30-. IEEE, (2019)A Tensor Processing Framework for CPU-Manycore Heterogeneous Systems., , , , , , , , , and 4 other author(s). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1620-1635 (2022)A Tunable Dual-Edge Time-to-Digital Converter., , , , , , , , and . FCCM, page 253. IEEE, (2021)Turn on, Tune in, Listen up: Maximizing Side-Channel Recovery in Time-to-Digital Converters., , , , , , and . FPGA, page 111-122. ACM, (2023)Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures., , , , , , , , , and 4 other author(s). ISCA, page 429-442. IEEE, (2021)Beyond Static Parallel Loops: Supporting Dynamic Task Parallelism on Manycore Architectures with Software-Managed Scratchpad Memories., , , , , , and . ASPLOS (3), page 46-58. ACM, (2023)