( en | de | ru )

 

Disambiguation of "Badaroglu, Mustafa"

Author of the publication

copydeleteadd this publication to your clipboard
A CMOS Ultra-Wideband Receiver for Low Data-Rate Communication.

, , , , , , , , , , , and . IEEE J. Solid State Circuits, 42 (11): 2515-2527 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mustafa Mustafa

Mustafa Zaki Mustafa

Mustafa Özerler

Mustafa Billur

Mustafa Biyikal

 

Other publications of authors with the same name

Scalable Gate-Level Models for Power and Timing Analysis., , , , , and . ISCAS, page 2938-2941. IEEE, (2007)Modeling of Substrate Noise Generation, Isolation, and Impact for an LC-VCO and a Digital Modem on a Lightly-Doped Substrate., , , , , , and . IEEE J. Solid State Circuits, 41 (9): 2040-2051 (2006)System-Level Simulation of Electromigration in a 3 nm CMOS Power Delivery Network: The Effect of Grid Redundancy, Metallization Stack and Standard-Cell Currents., , , , and . IRPS, page 1-7. IEEE, (2022)Modeling and experimental verification of substrate noise generation in a 220-Kgates WLAN system-on-chip with multiple supplies., , , , , , , and . IEEE J. Solid State Circuits, 38 (7): 1250-1260 (2003)SWAN: high-level simulation methodology for digital substrate noise generation., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (1): 23-33 (2006)BANDIT: embedding analog-to-digital converters on digital telecom ASICs., , , , , , , , , and 1 other author(s). ICECS, page 1377-1380. IEEE, (1999)High-level simulation of substrate noise generation from large digital circuits with multiple supplies., , , , , , , and . DATE, page 326-330. IEEE Computer Society, (2001)Analog-Digital Partitioning for Low-Power UWB Impulse Radios under CMOS Scaling., , , , , , and . EURASIP J. Wireless Comm. and Networking, (2006)Interconnect-Aware Technology and Design Co-Optimization for the 5-nm Technology and Beyond.. J. Low Power Electron., 14 (2): 186-194 (2018)Evolution of substrate noise generation mechanisms with CMOS technology scaling., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (2): 296-305 (2006)