( en | de | ru )

 

Disambiguation of "Vishvakarma, Santosh Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
Soft Error Hardened Asymmetric 10T SRAM Cell for Aerospace Applications.

, , and . J. Electron. Test., 36 (2): 255-269 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Santosh Kumar Bhattacharya

Santosh Kumar Ghosh

Santosh Kumar Mishra

Santosh Kumar Adla

Santosh Panjikar

 

Other publications of authors with the same name

LISOCHIN: An NBTI Degradation Monitoring Sensor for Reliable CMOS Circuits., , and . VDAT, volume 711 of Communications in Computer and Information Science, page 441-451. Springer, (2017)Ultra-Low Power Sub-threshold SRAM Cell Design to Improve Read Static Noise Margin., and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 139-146. Springer, (2012)An Auto-Calibrated Sense Amplifier with Offset Prediction Approach for Energy-Efficient SRAM., , , , , and . CSSP, 38 (4): 1482-1505 (2019)A 20 nm robust single-ended boost-less 7T FinFET sub-threshold SRAM cell under process-voltage-temperature variations., , and . Microelectron. J., (2016)VLSI implementation of transcendental function hyperbolic tangent for deep neural network accelerators., , , and . Microprocess. Microsystems, (2021)Clock Gating-Based Effectual Realization of Stochastic Hyperbolic Tangent Function for Deep Neural Hardware Accelerators., , , and . Circuits Syst. Signal Process., 42 (10): 5978-6000 (October 2023)Early breast cancer diagnosis using cogent activation function-based deep learning implementation on screened mammograms., , , and . Int. J. Imaging Syst. Technol., 32 (4): 1101-1118 (2022)Correction to "RECON: Resource-Efficient CORDIC-Based Neuron Architecture"., , , and . IEEE Open J. Circuits Syst., (2021)Enabling Energy-Efficient In-Memory Computing With Robust Assist-Based Reconfigurable Sense Amplifier in SRAM Array., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 13 (1): 445-455 (March 2023)A Write-Improved Half-Select-Free Low-Power 11T Subthreshold SRAM with Double Adjacent Error Correction for FPGA-LUT Design., , , , , and . VDAT, volume 892 of Communications in Computer and Information Science, page 551-564. Springer, (2018)