Author of the publication

A Fractional-N Reference Sampling PLL With Linear Sampler and CDAC Based Fractional Spur Cancellation.

, and . IEEE J. Solid State Circuits, 56 (3): 694-704 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An mm-Wave Synthesizer With Robust Locking Reference-Sampling PLL and Wide-Range Injection-Locked VCO., , , , and . IEEE J. Solid State Circuits, 55 (3): 536-546 (2020)A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching., , , and . IEEE J. Solid State Circuits, 53 (3): 715-727 (2018)A full-duplex transceiver front-end RFIC with code-domain spread spectrum modulation for Tx self-interference cancellation and in-band jammer rejection., , and . CICC, page 1-4. IEEE, (2018)A 7.7~10.3GHz 5.2mW -247.3dB-FOM Fractional-N Reference Sampling PLL with 2nd Order CDAC Based Fractional Spur Cancellation In 45nm CMOS., and . CICC, page 1-4. IEEE, (2020)Multi-phase sub-sampling fractional-N PLL with soft loop switching for fast robust locking., , , and . CICC, page 1-4. IEEE, (2017)An mm-Wave Synthesizer with Low In-Band Noise and Robust Locking Reference-Sampling PLL., , , , and . CICC, page 1-4. IEEE, (2019)A Fractional-N Reference Sampling PLL With Linear Sampler and CDAC Based Fractional Spur Cancellation., and . IEEE J. Solid State Circuits, 56 (3): 694-704 (2021)An 802.11a/b/g/n Digital Fractional-N PLL With Automatic TDC Linearity Calibration for Spur Cancellation., , , , , and . IEEE J. Solid State Circuits, 52 (5): 1210-1220 (2017)