( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Creating a sustainable information and communication infrastructure.

. DATE, стр. 2. EDA Consortium San Jose, CA, USA / ACM DL, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Pedram Derakhshani

Pedram Emami

Pedram Yazdanbakhsh

Pedram Azad

Pedram Hovareshti

 

Другие публикации лиц с тем же именем

Timing-driven placement based on partitioning with dynamic cut-net control., и . DAC, стр. 472-476. ACM, (2000)Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming., , и . DAC, стр. 401-404. ACM Press, (1996)Hierarchical Sequence Compaction for Power Estimation., , и . DAC, стр. 570-575. ACM Press, (1997)Dynamic Power Management Based on Continuous-Time Markov Decision Processes., и . DAC, стр. 555-561. ACM Press, (1999)Standard cell library based layout characterization and power analysis for 10nm gate-all-around (GAA) transistors., , , , и . SoCC, стр. 253-258. IEEE, (2016)Multi-objective optimization techniques for VLSI circuits., , и . ISQED, стр. 156-163. IEEE, (2011)Power-Aware Bus Encoding Techniques for I/O and Data Buses in an Embedded System., и . Journal of Circuits, Systems, and Computers, 11 (4): 351-364 (2002)Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime., , и . ISQED, стр. 341-348. IEEE, (2014)A framework of concurrent task scheduling and dynamic voltage and frequency scaling in real-time embedded systems with energy harvesting., , , , и . ISLPED, стр. 70-75. IEEE, (2013)Minimizing the Latency of Quantum Circuits during Mapping to the Ion-Trap Circuit Fabric., и . CoRR, (2014)